Typedef a package

SystemVerilog
, , ,
1

How can I typedef a package? is it possible and legal?

2

In reply to debashis_paul:

It is not possible. Packages must be compiled before use, and the package name is fixed.