Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • RISC-V Design - Webinar
      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
SystemVerilog
  • Home
  • Forums
  • SystemVerilog
  • Error running basic DPI example

Error running basic DPI example

SystemVerilog 6745
DPI 29 questasim 5 #systemverilog 611
arquer
arquer
Full Access
23 posts
March 11, 2019 at 4:22 am

Hello,

I am trying to run the basic DPI example included in questasim 10.5c. The example is in QuestaSIM Tutorial and is called "Using the SystemVerilog DPI".

In the documentation, the following commands to run the simulation are provided:

vlib work
vlog test.sv -dpiheader dpi_types.h
vopt +acc test -o opt_test
vsim -c test -dpiexportobj exports
gcc -I %QUESTA_HOME%\include -shared -g -o foreign.dll foreign.c exports.obj -lmtipli -L %QUESTA_HOME%\win32    
vsim -i opt_test test -sv_lib foreign -do "add wave light; view source"

When I try to run this commands I see:

$ ./run.bat

C:\(...)\dpi_basic>vlib work
** Warning: (vlib-34) Library already exists at "work".

C:\(...)\dpi_basic>vlog test.sv -dpiheader dpi_types.h
QuestaSim-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
Start time: 11:38:35 on Mar 11,2019
vlog test.sv -dpiheader dpi_types.h
-- Compiling module test

Top level modules:
        test
End time: 11:38:36 on Mar 11,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

C:\(...)\dpi_basic>vopt +acc test -o opt_test
QuestaSim-64 vopt 10.5c Compiler 2016.07 Jul 21 2016
Start time: 11:38:36 on Mar 11,2019
vopt "+acc" test -o opt_test

Top level modules:
        test

Analyzing design...
-- Loading module test
Incremental compilation check found no design-units have changed.
Optimized design name is opt_test
End time: 11:38:36 on Mar 11,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

C:\(...)\dpi_basic>vsim -c test -dpiexportobj exports
Reading C:/questasim64_10.5c/tcl/vsim/pref.tcl

# 10.5c

# vsim -c test -dpiexportobj exports
# Start time: 11:38:37 on Mar 11,2019
# Loading C:/(...)\win64_gcc-8.1.0\export_tramp.dll
# Refreshing C:/(...)/dpi_basic/work.test
# Loading sv_std.std
# Loading work.test
# Compiling C:/(...)\win64_gcc-8.1.0\exportwrapper.c
# Successfully generated DPI export object 'exports.obj'.
# End time: 11:38:41 on Mar 11,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0

C:\(...)\dpi_basic>gcc -I /c/questasim64_10.5c/include -shared -g -o foreign.dll foreign.c exports.obj -lmtipli -L /c/questasim64_10.5c/win64
C:/Program Files/mingw-w64/x86_64-8.1.0-posix-seh-rt_v6-rev0/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/8.1.0/../../../../x86_64-w64-mingw32/bin/ld.exe: cannot find -lmtipli
collect2.exe: error: ld returned 1 exit status

C:\(...)\dpi_basic>vsim -i opt_test test -sv_lib foreign -do "add wave light; view source"
Reading C:/questasim64_10.5c/tcl/vsim/pref.tcl
quit

As it can be seen in the log, GCC complains about the "-lmtipli" argument. I have looked around the documentation and in google and all the information I can find about that argument is:

The -lmtipli option is used to specify a compiled library that is to be included when trying to resolve all the functions used in the C/C++ code being compiled. The -L option specifies a directory to search for libraries specified in the -l option.

I have been unable of finding more detail information on that argument... What is it trying to do exactly? I have looked at the GCC man page but I have not been able to match it to the options listed there...

If I remove that option and try again I see:

C:\(...)\dpi_basic>gcc -I /c/questasim64_10.5c/include -shared -g -o foreign.dll foreign.c exports.obj -lm -L /c/questasim64_10.5c/win64
exports.obj: In function `sv_RedLight':
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:46: undefined reference to `__imp_svGetScope'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:46: undefined reference to `mti_svFindTFHandleDetailsWithSig'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:52: undefined reference to `vl_trace_dpi_call'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:60: undefined reference to `mti_svExecuteTaskOrFunction'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:62: undefined reference to `mti_svCleanContext'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:64: undefined reference to `mti_set_numof_step_scdpi_stop'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:66: undefined reference to `vl_trace_dpi_call'
exports.obj: In function `sv_WaitForRed':
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:90: undefined reference to `__imp_svGetScope'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:90: undefined reference to `mti_svFindTFHandleDetailsWithSig'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:92: undefined reference to `__imp_svIsDisabledState'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:96: undefined reference to `vl_trace_dpi_call'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:104: undefined reference to `mti_svExecuteTaskOrFunction'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:106: undefined reference to `mti_svCleanContext'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:108: undefined reference to `mti_set_numof_step_scdpi_stop'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:110: undefined reference to `vl_trace_dpi_call'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:112: undefined reference to `vl_trace_dpi_call'
exports.obj: In function `sv_YellowLight':
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:136: undefined reference to `__imp_svGetScope'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:136: undefined reference to `mti_svFindTFHandleDetailsWithSig'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:142: undefined reference to `vl_trace_dpi_call'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:150: undefined reference to `mti_svExecuteTaskOrFunction'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:152: undefined reference to `mti_svCleanContext'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:154: undefined reference to `mti_set_numof_step_scdpi_stop'
C:/Users/(...)/win64_gcc-8.1.0/exportwrapper.c:156: undefined reference to `vl_trace_dpi_call'
collect2.exe: error: ld returned 1 exit status

Can anybody shine any light into this? It is an example included in the tutorial, so I would expect to be easy to get it going.

Replies

Log In to Reply
cgales
cgales
Forum Moderator
2099 posts
March 11, 2019 at 4:36 am

In reply to arquer:

This forum is not for tool related issues. Please refer to the tool documentation or contact your vendor support team for additional assistance.

arquer
arquer
Full Access
23 posts
March 11, 2019 at 6:21 am

Well... last I checked questasim is a Mentor tool... I looked around and could not find a forum for the tool (point me to it if it exists please).. Contacting a FAE or representative is a lot of hustle usually, at least for me, working for a small team of a large company.. I don't even know who that is...

Anyway I fixed the issue.. it turns out the -lmtipli is trying to link a library called "mtipli" which is a library from Mentor.
In mi case, placing the library search path before the library reference and pointing to the right directory for my questasim installation fixed the issue for me:

gcc -I %QUESTA_HOME%\include -shared -g -o foreign.dll foreign.c exports.obj -L C:/questasim_10.5c/win64 -lmtipli
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA