Split Transactors
Driver and monitor transactors contain a mixture of transaction-level code to communicate with the testbench, and clock-driven HDL signal accessing code to communicate with the DUT through a virtual interface.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1689712032/UVM-Cookbook/Testbench-Acceleration-through-Co-Emulation/uvm-cookbook_split-transactors_osvqbn.jpg)
Full-access members only
Register your account to view Split Transactors
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.