Verification Academy
Test
UVM
UVM
psp127143
April 23, 2014, 2:05pm
1
module dummy (a,b) input a; output b; initial begin assign b = a; end end