Interesting discussion at
http://verificationguild.com/modules.php?name=Forums&file=viewtopic&t=4601
ASIC design schedule +
- Sources of errors
- Supporting tools for the verification processes
- Which technology(ies) provided the most benefit in reducing the verification schedule?
Ben Cohen systemverilog.us