Multiple TLM port to import connections

UVM
,
1

Hi there,
My objective:
comp[0].port.connect(comp.ch0_imp);
comp[1].port.connect(comp.ch1_imp);
…
comp[7].port.connect(comp.ch’n’_imp);

I can use loop for comp[i], but how to pass the connect parameter??
foreach(component[i])
comp[i].port.connect(comp.ch??_imp);

Thanks.

2

In reply to stanley_sam:

Asking back that I understood right: You have N components and want to connect theit analysis ports with 1 component having N imports?
Is this correct?

3

In reply to chr_sue:

Yes.
To be clear,How should I pass the parameter to connect function so that I just need to declare it once and use for loop from i=0 to i=7.

4

In reply to stanley_sam:

As per your current code you have a component “comp” with N different imps like ch0_imp . ch1_imp etc .

Change these to an unpacked array of imp .


 // Within comp
   uvm_*_imp ch_imp[ 8 ] ;

So now within the parent component you can use only one Variable ‘i’


  foreach ( comp[ i] ) 
   comp[i].connect( comp.ch_imp[ i ] ) ;
5

In reply to ABD_91:

Sorry ABD-91, but…
As per my understanding, we use uvm-analysis-imp-decl macro to define multiple imports in single component as we neeed to define different import function so this approach won’t work i suppose.

6

In reply to stanley_sam:

I could imagine to use a ‘generate’ for creating the implementation objects and the connections.

7

In reply to chr_sue:

Hi chr-sue,
I have used this generate for connecting design signals to inteface but, how can we use this in my current scenario? Can you please give an example that who can we pass different import declarations in connect function using generate?

8

In reply to stanley_sam:

I did not get this running with generate, but it works with simple for-loops.
In the connect_phase I do
for (int i = 0; i < 8; i++)
mc[i].ap.connect(tc.ae[i]);

ap is an anylysis_port and ae[i] is the analysis_export/imp.