Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar

    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings

    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics

    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences

    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us

    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • How to Read/write from/to an address using UVM RAL where register does not exist?

How to Read/write from/to an address using UVM RAL where register does not exist?

UVM 6661
UVM SV RAL 1
superUVM
superUVM
Full Access
43 posts
February 09, 2022 at 10:15 am

As a part of error test, I want to write to regions in address map where register does not exist. How do I write or read from such location in address map where register does not exit?

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
10660 posts
February 09, 2022 at 3:29 pm

In reply to superUVM:

You can use the get_registers() method of uvm_reg_map to get a list of registers. Then iterate over that list calling list_regs[i].get_address() and push each each address onto a list(queue) of addresses. Finally, you can write a constraint asking for an address not inside that list of addresses. {! (address inside {list_of_addresses});}

— Dave Rich, Verification Architect, Siemens EDA

superUVM
superUVM
Full Access
43 posts
February 09, 2022 at 6:25 pm

In reply to dave_59:
Can you please provide a pseudo code?

dave_59
dave_59
Forum Moderator
10660 posts
February 09, 2022 at 7:25 pm

In reply to superUVM:

uvm_reg list_regs[$];
uvm_reg_addr_t address, list_addrs[$];
 
 
regmodel.get_registers(list_regs);
foreach(list_regs[i]) list_addr.push_back(list_regs[i].get_address());
assert(randomize(address) with {! (address inside {list_of_addrs});});

— Dave Rich, Verification Architect, Siemens EDA

Po
Po
Full Access
12 posts
August 31, 2022 at 6:05 am

In reply to dave_59:

Hi Dave,

I'm currently trying to do the same that this post is asking - accessing random register address where the register does not exist as part of an error test. However, I'm not too sure where the pseudo that you've provided should go?

I'm guessing I will need to add a new register into the Register Model (let's call it random_address_reg), and put the pseudo code you've provided in the RAL Adapter reg2bus() method? So that whenever random_address_reg is accessed, I then randomise the address and replace the rw.address with the randomised address?

So instead of having:
apb.addr = rw.addr;

I should do:
apb.addr = address;

Not sure if this is what you meant but I would be grateful if you could clarify further please?

Also, in this case, the randomised address will be used in the bus2reg() method and since there is no register at this address in the Register Model, would the Register Model give any errors or would it just ignore the data?

Kind regards,
Po

dave_59
dave_59
Forum Moderator
10660 posts
August 31, 2022 at 10:19 am

In reply to Po:

That code was supposed to go in a sequence do a direct write and not inside the reg2bus (i.e. a non RAL bus access). I supposed you could create a random_address_reg giving it an out of range address, but that seems to be more bother than its worth.

— Dave Rich, Verification Architect, Siemens EDA

superUVM
superUVM
Full Access
43 posts
February 04, 2023 at 11:35 am

In reply to dave_59:

Quote:
In reply to Po:

That code was supposed to go in a sequence do a direct write and not inside the reg2bus (i.e. a non RAL bus access). I supposed you could create a random_address_reg giving it an out of range address, but that seems to be more bother than its worth.

Hi Dave,
Register sequences use register_name.write(...) method. How do we write to addresses where register does not exist, as we do not have register_name for those addresses? i.e how do we use ral write method to write to addresses where registers do not exist?

chr_sue
chr_sue
Full Access
3846 posts
February 05, 2023 at 12:13 am

In reply to superUVM:
Use a register name which does not exist as a register. Tis is equivalent to what you want to do.

superUVM
superUVM
Full Access
43 posts
February 05, 2023 at 11:47 am

In reply to chr_sue:

Quote:
In reply to superUVM:
Use a register name which does not exist as a register. Tis is equivalent to what you want to do.

Hi,
Would not his cause,
1. Null pointer or UVM_OK will fail,
2. Do you expect write transaction to go on bus and eventually hardware will report error?
3. How do you associate address to register? Should this register{s} be defined in reg model which are not existent in hardware?

Can you please clarify?

Thanks

chr_sue
chr_sue
Full Access
3846 posts
February 06, 2023 at 6:30 am

In reply to superUVM:

If you do not check a register is existing it will do the access resulting in an error message.
RAL is hiding the address and using the register name instead.

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA