I have two systemverilog interfaces to interact with my DUT and I defined systemverilog assertions in both to verify timing.
Now I’ll need to write assertions involving signals of both interfaces.
How would I integrate this into my UVM testbench since I need access to both interfaces somewhere?