Analysis Export and Fifo in an uvm_object?

Question

Is it possible to add an analysis export and an analysis fifo in a class derived from an uvm_object?
Note: This class is not derived from uvm_component

Answer 1

dave_59

Forum Moderator

10501 posts

January 03, 2019 at 1:16 pm

In reply to shamanth:

I don;t know if there is anything that forbids it, buut it would certainly be unconventional. Plus you lose the ability to debug TLM port connections (that might ultimately prevent it from compiling). You should try it and explain why think you need to do this.

— Dave Rich, Verification Architect, Siemens EDA

Answer 2

shamanth

Forum Access

3 posts

March 19, 2019 at 6:26 am

In reply to dave_59:

Hi Dave,

Thanks for reply.

1] Actually when we create an analysis port
analysis_port = new("analysis_port",this),
we pass "this" as the second argument. "this" needs the current instance to be a component. It throws error when the current instance is object.

2] If we don't pass "this" argument, then uvm error pop ups saying 2nd argument is missing (Where in it needs the current instance).

Regards
SHAMANTH HK

Answer 3

shimonc

Full Access

56 posts

March 19, 2019 at 6:46 am

Did you try to put null instead of this?

Answer 4

chr_sue

Full Access

3811 posts

March 19, 2019 at 6:46 am

In reply to shamanth:

If you are looking to the source code you see the constructor ha 2 arguments:
function new (string name, uvm_component parent);

Because of this you cannot neglect the 2nd argument. But you could try 'null'.

Again it is not a good idea to implement an analysis port in an uvm_object.
Could you please explain what kind of object you are using?

Answer 5

shamanth

Forum Access

3 posts

March 20, 2019 at 10:30 pm

In reply to shimonc:

Hi Shimonc,

Yeah i even tried that, but as it expects a valid component as argument compiler threw error saying it can't be null.

Regards
SHAMANTH HK

Answer 6

chr_sue

Full Access

3811 posts

March 21, 2019 at 12:16 am

In reply to shamanth:

When you want to implement a port/export in an uvm_object you need another object you want to connect these ports/exports to. But there is nothing.
If you want to send data from an object like a sequence to a component you can use uvm_events to do this.

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured & On-Demand

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact