In reply to dave_59:
Thanks for your response. It would be nice to consider adding support for what I suggest in an upcoming version of SystemVerilog. I am sure this issue affects others as well and we have to resort to heavy and ugly techniques to work around them.