Xyz.\signal_a[0][0] in the netlist cannot be accessed from testbench due to \

SystemVerilog
4

In reply to dave_59:

I have tried accessing the signal by giving "xyz.\signal_a[0][0] " (space added at the end)

I see the compile throws syntax error “.”

Am I missing something?