Write a constraint such that data obtained is a increment of previous one

SystemVerilog
2

In reply to ranju.ranjitha555@gmail.com:


data == const'(data) +1;

works on questa