Will the assertion trigger if my clock is Unknown

SystemVerilog
, ,
5

In reply to dave_59:

Hi Dave,

Just to be clear, always@(clk) block does not execute only when clk transitions from 1->x, in all other cases(0->x, x->0, x->1) it gets executed. Am I right?

Thanks.