In reply to ben@SystemVerilog.us:
Hi Ben, I really frown upon putting in #1’s to fix race conditions.