Verification Academy
WHy is simulation performance greater in unpacked arrays compared to packed array?
SystemVerilog
SystemVerilog
shruti_k
February 15, 2018, 4:57am
5
In reply to
dave_59
:
Thank you Dave… :)
show post in topic