Why Interrupt register bits are cleared by writing 1?

UVM
, ,
3

In reply to dave_59:

Thanks Dave.
I have gone through this link previously. I didn’t get it completely.
So, can you please explain about this question by considering an example from basic protocols?