Why i am seeing assertion fail msg even when i have used implication operator for every clk.?

SystemVerilog
, ,
2

In reply to shakti meva:

Can you create a simple example that shows when you expect to see exactly one failure, but are seeing multiple failures?