Why downcasting is not allowed in SystemVerilog?

[dave_59]

In reply to Sagar Shah:

First, I recommend against using the terms parent and child when talking about inheritance. See Misnomer in the term "child class" | Verification Academy

Then read use of $cast | Verification Academy