Why do we need virtual interfaces in system verilog?

SystemVerilog
8

Interface signals are static ( Physically available ) & where Class are dynamic and which needed virtual interface to communicate the actual interface signals