Why do we need virtual interfaces in system verilog?

In reply to ben@SystemVerilog.us:

Hi Ben,

Can you please elaborate on what you said above, may be with an example.

Thanks,