In reply to ce_2015:
Specify blocks cannot have hierarchical references. You have to create a separate module and connect it up to the interface ports, then put your timing check inside that module. SystemVerilog never properly integrated interfaces with specify blocks in the LRM.