In reply to ben@SystemVerilog.us:
What happens with the inputs and outputs when we black box a module?