Which simulator is correctly interpreting these nested macros?

SystemVerilog
,
4

In reply to jkc120:

Difficult for me to suggest a workaround without knowing why you needed these nested macros in the first place.