What is the work of disable iff (expression)?

SystemVerilog
,
2

In reply to big123:

It is an asynchronous reset. When the
disable iff expression is true, any active attempts of the property gets terminated (neither passes or fails).