What is the difference between ## and |=> in assertion?

SystemVerilog
, ,
3

In reply to rma:

The difference is the assertion A1 fails each cycle A is false in addition to the cycles A is true followed the next cycle by B false.

A2 only fails the cycles A is true followed by B false.