What is purpose of `true in sv assertion?

SystemVerilog
2

In reply to sr002:

In the examples in this clause, `true is a Boolean expression that always evaluates to 1’b1 and is used for visual clarity. It is defined as follows:

`define true 1'b1