What is "not" property operator in SystemVerilog Assertion?

SystemVerilog
4

Thanks for your kind Help.