What is difference between ignore bins and illegal bins

SystemVerilog
, ,
4

In reply to dave_59:

can illegal_bin terminate simulation and not just show an error?