Hi @ben@SystemVerilog.us I don’t get clear idea on ur explanation. Can I pls elaborate it.
Thanks in advance