Way to write assertion to check an signal has been set from past time

SystemVerilog
,
2

In reply to tsb_matumoto:

  assert property (@(posedge clk) $rose(a) |-> ($past(b,2)[*2:3])) $info("pass");
    else $error("fail");