In reply to Phill_Ferg:
You cannot forward declare packages - a fundamental principle of a package (VHDL or SystemVerilog) is that it must be compiled before it can be referenced.
You can compile your VHDL first, and then reference the library it was compiled into using the vlog -L switch.
See /examples/mixedlang/mixed_package_sharing