The purpose of using the ‘-mixedsvvh’ option is to generate a SystemVerilog package that is equivalent to the VHDL package so you don’t have to worry about creating your own SV package and trying to map the data types correctly.
Have you tried importing the VHDL package name in your SV code? The use mode varies somewhat based on what you are trying to accomplish, but Questasim provides some examples for this.