VHDL record to Systemverilog struct

In reply to cgales:

Then it should be removed by Modelsim.

Sort of a cop out answer…