Verification Academy
VHDL record to Systemverilog struct
SystemVerilog
vhdl-record-struct-mapping
,
SystemVerilog
Michael_D_Scott
July 1, 2014, 3:37pm
10
In reply to
cgales
:
Then it should be removed by Modelsim.
Sort of a cop out answer…
show post in topic