Variable visibility to various UVM components

In reply to verify_mars:

The only way to

make a variable visible to various components of the test bench

that I can think of besides the config_db would be to use a global variable, and that’s never a good idea.
You definitely wouldn’t want to get into anything structural, like analysis_ports, because that would make your connections too complicated and hamper reuse.