UVM RAL for dedicated high level axi_item sequence

[Mishra-ASIC]

Continuing the discussion from How to handle complex bus sequences using the Register Layer: