Compiler directives like the `define macros to not exist in any scope like a package. There are processed before recognizing any SystemVerilog syntax. They only exist while the current unit of code is being compiled (the compilation unit).
https://blogs.sw.siemens.com/verificationhorizons/2010/07/13/package-import-versus-include/