UVM model does not bind to RTL

UVM
9

I’ll follow the suggestion.

I’m not sure how to interpret

bind allows only to observe signals

.
I refer to chapter 23.11 of IEEE Std 1800™-2012 Standard for System Verilog.