Using `uvm_error before start_of_simulation

Typically, a fatal message means there’s a problem with the test bench–any results you get after the message would be undefined and proceeding does not make any sense.

An error message usually means that the design does not meet the specified requirements. Simulating further may help with analysis of the problem. Also, some people want to catch as many errors as possible in one simulation without having to restart.