In reply to Bibin Paul:
The `timescale compiler directive specifies the default time unit and precision for all design elements that follow this directive. It does not speed up the simulation time.
To increase the simulation time, you can use several coding tricks as given in dvcon paper “Yikes! Why is My SystemVerilog Testbench So Slooooow?”