Using the register model as a scoreboard: how do I verify status bits?

In reply to dmoha:

The module does have interrupt bits - in the status register. Some of the block level outputs will toggle based on certain operating conditions, and I will check these via the wait_for_signal task in my interface. There are some normal operating modes that will set status bits, but may not cause any activity on the block level outputs.