Using SystemVerilog Clocking Block to verify a simple valid/ready handshaking design

[markylew]

In reply to ben@SystemVerilog.us:

I see now. Yes, the ~arready should be !arready.
But for the clock generator, isn’t it correct using “~”?