Use uvm_hdl_force to force clock

In reply to Guozhu He:

uvm_hdl_force doesn’t work the same as verilog’s force keyword, it is a one-shot operation. Just use the native verilog force.