In reply to UVM_LOVE:
The syntax for declaring a virtual interface variable is
virtual [ interface ] interface_identifier [ parameter_value_assignment ] [ . modport_identifier ]
That means the presence of the
interface interface keyword is optional. Don’t ask me why Verilog/SystemVerilog has so many ways to do the same thing.