In reply to ben@SystemVerilog.us:
In reply to asvn:
That’s a tool dependent thing. gen_blok[i].asssertion_label // i==1, 2, 3, …
Ben
Is there are any solution to identify which one is channel_1, because when i try to add assertions to test plan, i only reach same assertion name for all assertions.