Verification Academy
Uniqe assertion label name
SystemVerilog
genvar
,
SystemVerilog
user49
February 27, 2018, 9:15am
3
In reply to
asvn
:
That’s a tool dependent thing. gen_blok[i].asssertion_label // i==1, 2, 3, …
Ben
show post in topic