Unexpected Output during Shift Operation

SystemVerilog
,
4

In reply to Have_A_Doubt:

Do not use 0. Use a signed 1-bit value

( bs_3_0  <<  1 ) > 1'sb0