Understanding SystemVerilog Scheduling better

SystemVerilog
3

In reply to ben@SystemVerilog.us:

Hi Ben,

Thanks for the reply. That does provide me with more intuition now and I’m now wary of scheduling iterations for assertions. I still have doubts about case 1 and 2. Not sure, how I can extrapolate that from the information you’ve provided, unless I’m missing something crucial.