IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, September 14th at 1:00 US/Pacific.
Verification Academy
Unbounded delay range in Assertion Property
SystemVerilog
unbounded-delay-range
,
concurrent-assertion
,
SystemVerilog
Dilip_Bagadi
July 20, 2015, 1:24pm
3
Hi Ben,
Is “strong” supported by all the tools? Is this recommended in LRM?
Regards,
Dilip
show post in topic