Unable to figure out fix for race condition in uvm driver: any help is very much appreciated

In reply to antonio92m:

You are not consequent using the clocking block. The reset signal belongs also to the clockvars, b ut you are excluding it from the cb.
What is the reason to use wires for clock and reset in the interface?