Typedef enum in SV

SystemVerilog
2

In reply to Barjeestahseen Mulla:

The identifier RST_REQ exists in both typedef enum declarations. This generates an error.

You need to create unique identifiers in both enums.